✦ LIBER ✦

A 4-bit Josephson data processor chip

✍ Scribed by Hatano, Y.; Yano, S.; Mori, H.; Yamada, H.; Hirano, M.; Kawabe, U.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A subnanosecond clock Josephson 4-bit pr

✍ Kotani, S.; Imamura, T.; Hasuo, S. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 809 KB

A 1-GIPS Josephson data processor

✍ Hatano, Y.; Yano, S.; Mori, H.; Yamada, H.; Hirano, M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 409 KB

A 4-bit×4-bit multiplier and 3-bit count

✍ Hatano, Y.; Harada, Y.; Yamashita, K.; Tarutani, Y.; Kawabe, U. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 1007 KB

A Josephson 4 bit RALU for a prototype c

✍ Nakagawa, H.; Kosaka, S.; Kawamura, H.; Kurosawa, I.; Aoyagi, M.; Hamazaki, Y.; 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 978 KB

A 280-ps Josephson 4-bitx4-bit parallel

✍ Sone, J.; Tsai, J.; Abe, H. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 939 KB

A scheme for designing fault-tolerant mi

✍ P.K. Lala 📂 Article 📅 1990 🏛 Elsevier Science ⚖ 487 KB