✦ LIBER ✦

A High-Reliability, Low-Power Magnetic Full Adder

✍ Scribed by Yi Gang; Weisheng Zhao; Klein, J.-O.; Chappert, C.; Mazoyer, P.

Book ID: 114654717
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 921 KB
Volume: 47
Category: Article
ISSN: 0018-9464
DOI: 10.1109/tmag.2011.2150238

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-voltage low-power CMOS full adder

✍ Radhakrishnan, D. 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 654 KB

A Novel Multiplexer-Based Low-Power Full

A Novel Multiplexer-Based Low-Power Full Adder

✍ Jiang, Y. ;Al-Sheraidah, A. ;Wang, Y. ;Sha, E. ;Chung, J.-G. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 353 KB

Mixed Full Adder topologies for high-per

Mixed Full Adder topologies for high-performance low-power arithmetic circuits

✍ M. Alioto; G. Di Cataldo; G. Palumbo 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 217 KB

Low power multipliers based on new hybri

Low power multipliers based on new hybrid full adders

✍ Z. Abid; H. El-Razouk; D.A. El-Dib 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 398 KB

Five hybrid full adder designs are proposed for low power parallel multipliers. The new adders allow NAND gates to generate most of the multiplier partial product bits instead of AND gates, thereby lowering the power consumption and the total number of needed transistors. For an 8 Â 8 implementation

A spintronics full adder for magnetic CP

A spintronics full adder for magnetic CPU

✍ Hao Meng; Jianguo Wang; Jian-Ping Wang 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 352 KB

Performance analysis of low-power 1-bit

Performance analysis of low-power 1-bit CMOS full adder cells

✍ Shams, A.M.; Darwish, T.K.; Bayoumi, M.A. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 208 KB