✦ LIBER ✦

A full bit prefetch DRAM sensing circuit

✍ Scribed by Sunaga, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A full bit prefetch architecture for syn

✍ Sunaga, T.; Hosokawa, K.; Nakamura, Y.; Ichinose, M.; Moriwaki, A.; Kakimi, S.; 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 743 KB

A divided/shared bit-line sensing scheme

✍ Hidaka, H.; Matsuda, Y.; Fujishama, K. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 613 KB

New CMOS circuit implementation of a one

✍ V. V. Shubin 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 504 KB

A circuit design to suppress asymmetrica

✍ Yamauchi, H.; Yabu, T.; Yamada, T.; Inoue, M. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 562 KB

A 60-ns 16-Mbit DRAM with a minimized se

✍ Chou, S.; Takano, T.; Kita, A.; Ichikawa, F.; Uesugi, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 865 KB

A low-noise folded bit-line sensing arch

✍ Jong-Shik Kim; Yu-Soo Choi; Hoi-Jun Yoo; Kwang-Seok Seo 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 216 KB