✦ LIBER ✦

A divided/shared bit-line sensing scheme for ULSI DRAM cores

✍ Scribed by Hidaka, H.; Matsuda, Y.; Fujishama, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Offset compensating bit-line sensing sch

✍ Watanabe, Y.; Nakamura, N.; Watanabe, S. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 458 KB

Offset-trimming bit-line sensing scheme

✍ Jung-Won Sub; Kwang-Myoung Rho; Chan-Kwang Park; Yo-Hwan Koh 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 444 KB

Noncomplimentary rewriting and serial-da

✍ Utsugi, S.; Hanyu, M.; Muramatsu, Y.; Sugibayashi, T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 68 KB

A low-noise folded bit-line sensing arch

✍ Jong-Shik Kim; Yu-Soo Choi; Hoi-Jun Yoo; Kwang-Seok Seo 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 216 KB

A high-speed sensing scheme for 1T dynam

✍ Blalock, T.N.; Jaeger, R.C. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 887 KB