✦ LIBER ✦

Offset-trimming bit-line sensing scheme for gigabit-scale DRAM's

✍ Scribed by Jung-Won Sub; Kwang-Myoung Rho; Chan-Kwang Park; Yo-Hwan Koh

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Offset compensating bit-line sensing sch

✍ Watanabe, Y.; Nakamura, N.; Watanabe, S. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 458 KB

Offset word-line architecture for scalin

✍ Scheuerlein, R.E.; Meindl, J.D. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 674 KB

A divided/shared bit-line sensing scheme

✍ Hidaka, H.; Matsuda, Y.; Fujishama, K. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 613 KB

Two-dimensional power-line selection sch

✍ Sakata, T.; Itoh, K.; Horiguchi, M.; Aoki, M. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 778 KB

Noncomplimentary rewriting and serial-da

✍ Utsugi, S.; Hanyu, M.; Muramatsu, Y.; Sugibayashi, T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 68 KB