✦ LIBER ✦

A full bit prefetch architecture for synchronous DRAM's

✍ Scribed by Sunaga, T.; Hosokawa, K.; Nakamura, Y.; Ichinose, M.; Moriwaki, A.; Kakimi, S.; Kato, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A full bit prefetch DRAM sensing circuit

✍ Sunaga, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 832 KB

A 5-GByte/s data-transfer scheme with bi

✍ Sato, T.; Nishio, Y.; Sugano, T.; Nakagome, Y. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 334 KB

250 Mbyte/s synchronous DRAM using a 3-s

✍ Takai, Y.; Nagase, M.; Kitamura, M.; Koshikawa, Y.; Yoshida, N.; Kobayashi, Y.; 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 518 KB

A study of pipeline architectures for hi

✍ Hoi-Jun Yoo 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 154 KB

On-wafer BIST of a 200-Gb/s failed-bit s

✍ Tanoi, S.; Tokunaga, Y.; Tanabe, T.; Takahashi, K.; Okada, A.; Itoh, M.; Nagatom 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 290 KB

A low-noise folded bit-line sensing arch

✍ Jong-Shik Kim; Yu-Soo Choi; Hoi-Jun Yoo; Kwang-Seok Seo 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 216 KB