✦ LIBER ✦

A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration

✍ Scribed by Varzaghani, A.; Yang, C.-K.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Correction to “A 15-Bit 40-MS/s CMOS Pip

✍ Liu, H.-C.; Lee, Z.-M.; Wu, J.-T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 34 KB

A 10-bit 200-MS/s CMOS parallel pipeline

✍ Sumanen, L.; Waltari, M.; Halonen, K.A.I. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 176 KB

A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline

✍ Abo, A.M.; Gray, P.R. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 373 KB

An 8-bit 40 MS/s Pipeline A/D Converter

✍ Lauri Sumanen; Mikko Waltari; Kari Halonen 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 167 KB

A 12-bit 20-Msample/s pipelined analog-t

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

10-bit 50 MS/S 300 MW A/D converter usin

✍ Takashi Okuda; Osamu Matsumoto; Toshio Kumamoto; Masao Ito; Hiroyuki Momono; Tak 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 45 KB