✦ LIBER ✦

A 32nm high-k metal gate application processor with GHz multi-core CPU

✍ Scribed by Yang, Se-Hyun; Lee, Seogjun; Lee, Jae Young; Cho, Jeonglae; Lee, Hoi-Jin; Cho, Dongsik; Heo, Junghun; Cho, Sunghoon; Shin, Youngmin; Yun, Sunghee

Book ID: 111877008
Publisher: IEEE
Year: 2012
Weight: 288 KB
Series: undefined series for scimag
Volume: 0
Category: Article
DOI: 10.1109/isscc.2012.6176980

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2008 Symposium on VLSI Technology

[IEEE 2008 Symposium on VLSI Technology - Honolulu, HI, USA (2008.06.17-2008.06.19)] 2008 Symposium on VLSI Technology - A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process

✍ Chen, X.; Samavedam, S.; Narayanan, V.; Stein, K.; Hobbs, C.; Baiocco, C.; Li, W 📂 Article 📅 2008 🏛 IEEE ⚖ 519 KB

[IEEE 2013 IEEE International Solid-Stat

[IEEE 2013 IEEE International Solid-State Circuits Conference (ISSCC 2013) - San Francisco, CA (2013.2.17-2013.2.21)] 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers - A 28nm High-κ metal-gate single-chip communications processor with 1.5GHz dual-core application processor and LTE/HSPA+-capable baseband processor

✍ Fujigaya, M.; Sakamoto, N.; Koike, T.; Irita, T.; Wakahara, K.; Matsuyama, T.; H 📂 Article 📅 2013 🏛 IEEE ⚖ 331 KB

[IEEE 2011 International Symposium on VL

[IEEE 2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) - Hsinchu, Taiwan (2011.04.25-2011.04.28)] Proceedings of 2011 International Symposium on VLSI Design, Automation and Test - Low power memory implementation for a GHz+ Dual Core ARM Cortex A9 processor on a high-K metal gate 32nm low power process

✍ Yeung, Gus; Hoxey, Paul; Prabhat, Pranay; Chong, YK; O'Driscoll, Dermot; Hawkins 📂 Article 📅 2011 🏛 IEEE ⚖ 337 KB

[IEEE 2011 International Symposium on VL

[IEEE 2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) - Hsinchu, Taiwan (2011.04.25-2011.04.28)] Proceedings of 2011 International Symposium on VLSI Design, Automation and Test - A 1.6 GHz dual-core ARM Cortex A9 implementation on a low power high-K metal gate 32nm process

✍ Koppanalil, Jinson; Yeung, Gus; O'Driscoll, Dermot; Householder, Sean; Hawkins, 📂 Article 📅 2011 🏛 IEEE ⚖ 410 KB

Multi-scale strategy for high-k/metal-ga

Multi-scale strategy for high-k/metal-gate UTBB-FDSOI devices modeling with emphasis on back bias impact on mobility

✍ Nier, O.; Rideau, D.; Niquet, Y. M.; Monsieur, F.; Nguyen, V. H.; Triozon, F.; C 📂 Article 📅 2013 🏛 Springer 🌐 English ⚖ 789 KB

[IEEE 2009 IEEE International Solid-Stat

[IEEE 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009) - San Francisco, CA (2009.02.8-2009.02.12)] 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ metal-gate CMOS with integrated power management

✍ Wang, Y.; Bhattacharya, U.; Hamzaoglu, F.; Kolar, P.; Ng, Y.; Wei, L.; Zhang, Y. 📂 Article 📅 2009 🏛 IEEE ⚖ 634 KB