✦ LIBER ✦

A 256K CMOS SRAM with variable impedance data-line loads

✍ Scribed by Yamamoto, S.; Tanimura, N.; Nagasawa, K.; Meguro, S.; Yasui, T.; Minato, O.; Masuhara, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 14 ns 256 K×1 CMOS SRAM with multiple

✍ Voss, P.H.; Pfennings, L.C.M.G.; Phelan, C.G.; O'Connell, C.M.; Davies, T.J.; On 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 634 KB

A 25-ns 4-Mbit CMOS SRAM with dynamic bi

✍ Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 747 KB

A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with

✍ Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 843 KB