✦ LIBER ✦

A 10K-Gate CMOS Gate Array Based on a Gate Isolation Structure

✍ Scribed by Sakashita, K.; Ueda, M.; Arakawa, T.; Asai, S.; Fujimura, T.; Ohkura, I.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 10K-gate CMOS gate array based on a ga

✍ Sakashita, K.; Ueda, M.; Arakawa, T.; Asai, S.; Fujimura, T.; Ohkura, I. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 539 KB

A 6K-gate CMOS gate array

✍ Tago, H.; Kobayashi, T.; Kobayashi, M.; Moriya, T.; Yamamoto, S. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 976 KB

A CMOS electrically configurable gate ar

✍ El-Ayat, K.A.; El Gamal, A.; Guo, R.; Chang, J.; Mak, R.K.H.; Chiu, F.; Hamdy, E 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 985 KB

Advanced 5K-gate bipolar gate array with

✍ Suzuki, M.; Okamoto, H.; Horiguchi, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 296 KB

A 20 K CMOS array with 200-ps gate delay

✍ Boudon, G.; Mollier, P.; Nuez, J.-P.; Wallart, F.; Bhattacharyya, A.; Ogura, S. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 652 KB

A maximum time difference pipelined arit

✍ Zhimin Tang; Peisu Xia 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 576 KB