✦ LIBER ✦

A 10K-gate CMOS gate array based on a gate isolation structure

✍ Scribed by Sakashita, K.; Ueda, M.; Arakawa, T.; Asai, S.; Fujimura, T.; Ohkura, I.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A maximum time difference pipelined arit

✍ Zhimin Tang; Peisu Xia 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 576 KB

A 72 k CMOS track–free gate array with e

✍ Kazuhiro Sawada; Tetsuya Iizuka; Yukinori Uchino; Teruo Kobayashi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 491 KB

Si-gate CMOS devices on a Si/CaF2/Si str

✍ Onoda, H.; Sasaki, M.; Katoh, T.; Hirashita, N. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 957 KB

A high-speed HEMT 1.5K gate array

✍ Watanabe, Y.; Kajii, K.; Asada, Y.; Odani, K.; Mimura, T.; Abe, M. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 786 KB

Optical Doppler tomography based on a fi

✍ Henning Engelbrecht Larsen; Ronnie Thorup Nilsson; Lars Thrane; Finn Pedersen; T 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 772 KB

A high speed 0.6-μm 16 K CMOS gate array

✍ Yamaguchi, Y.; Ishibashi, A.; Shimizu, M.; Nishimura, T.; Tsukamoto, K.; Horie, 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 888 KB