✦ LIBER ✦

A maximum time difference pipelined arithmetic unit based on CMOS gate array

✍ Scribed by Zhimin Tang; Peisu Xia

Book ID: 112949095
Publisher: Springer
Year: 1995
Tongue: English
Weight: 576 KB
Volume: 10
Category: Article
ISSN: 1000-9000
DOI: 10.1007/bf02948419

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and characterisation of a CMOS VL

Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure

✍ Acosta, A.J.; Jimenez, R.; Barriga, A.; Bellido, M.J.; Valencia, M.; Huertas, J. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 743 KB

[IEEE 2012 IEEE 11th International Confe

[IEEE 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom) - Liverpool, United Kingdom (2012.06.25-2012.06.27)] 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications - A Real-Time NetFlow-based Intrusion Detection System with Improved BBNN and High-Frequency Field Programmable Gate Arrays

✍ Tran, Quang Anh; Jiang, Frank; Hu, JIankun 📂 Article 📅 2012 🏛 IEEE ⚖ 543 KB