A 0.9-V, 7-mW UWB LNA for 3.1–10.6-GHz wireless applications in 0.18- CMOS technology
✍ Scribed by Abdelhalim Slimane; M. Trabelsi; M.T. Belaroussi
- Book ID
- 113798377
- Publisher
- Elsevier Science
- Year
- 2011
- Tongue
- English
- Weight
- 971 KB
- Volume
- 42
- Category
- Article
- ISSN
- 0026-2692
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract A 3–6 GHz broadband CMOS single‐ended LNA fabricated with the 0.18 μm 1P6M process for UWB and WLAN receiver is presented. Due to its noncascode circuit architecture, the proposed LNA can operate under 1V supply voltage and 6mA current consumption. In the UWB low band (3.1–5.15 GHz), th
## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and
## Abstract A high‐gain and low‐noise CMOS distributed amplifier (DA) is proposed.Flat and high S~21~ and flat and low NF was achieved simultaneously by using the proposed dual‐inductive‐peaking (L~D~ and L~P~) cascade gain cell, which constituted a cascode‐stage with a low‐Q RLC load and two induc