𝔖 Bobbio Scriptorium
✦   LIBER   ✦

5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process

✍ Scribed by Zhenbiao Li, ; Hyun Yoon, ; Feng-Jung Huang, ; O, K.K.

Book ID
120481449
Publisher
IEEE
Year
2003
Tongue
English
Weight
350 KB
Volume
13
Category
Article
ISSN
1531-1309

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 5.2-GHz low-power VCO in 0.18-μm CMOS
A 5.2-GHz low-power VCO in 0.18-μm CMOS process
✍ Sheng-Lyang Jang; Kuan-Chun Shen; Cheng-Chen Liu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 349 KB

## Abstract A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43

A 5.8-GHz LNA with image rejection and g
A 5.8-GHz LNA with image rejection and gain control based on 0.18-μm CMOS
✍ Jin-pil Kim; Yong-Hun Oh; Jin-Young Choi; Sang-gug Lee 📂 Article 📅 2003 🏛 John Wiley and Sons 🌐 English ⚖ 130 KB

## Abstract This paper presents a low‐noise amplifier (LNA) design which includes image rejection and gain control. The proposed LNA adopts a cascode topology with a notch filter combined with a gain control function. The performance of the proposed LNA is compared with conventional cascode topolog

Low power and high conversion gain 21-GH
Low power and high conversion gain 21-GHz receiver front end in a standard 0.18 μm CMOS technology
✍ Chi-Chen Chen; Yo-Sheng Lin 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB

## Abstract This article describes a monolithic receiver front end comprising a low‐noise amplifier (LNA), a mixer, an intermediate‐frequency (IF) amplifier, and an IF filter implemented in a standard 0.18 μm CMOS technology.Current‐reused technique is used in the LNA to reduce power dissipation. C

A 24-GHz VCO using active FET frequency
A 24-GHz VCO using active FET frequency doubler in 0.18-μm CMOS technology
✍ X.-S. Chen; Y.-T. Chen; C.-L. Lu; H.-R. Chuang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 429 KB

## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a