✦ LIBER ✦

4538170 Power chip package

✍ Scribed by AlexanderJ Yerman

Publisher: Elsevier Science
Year: 1986
Tongue: English
Weight: 66 KB
Volume: 26
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(86)90686-4

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Increased chip density packages

📂 Article 📅 1979 🏛 Elsevier Science 🌐 English ⚖ 191 KB

Chip corrosion in plastic packages

✍ Howard M. Berg; Wayne M. Paulson 📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 770 KB

Wafer level chip scale packaging

📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 47 KB

Packaged power

📂 Article 📅 1961 🏛 Elsevier Science 🌐 English ⚖ 77 KB

On-chip decoupling zone for package-stre

On-chip decoupling zone for package-stress reduction

✍ Vincent L. Spiering; Siebe Bouwstra; Ruud M.E.J. Spiering 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 771 KB

Chip-packaging interaction: a critical c

Chip-packaging interaction: a critical concern for Cu/low k packaging

✍ Guotao Wang; Paul S. Ho; Steven Groothuis 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 616 KB

Chip-packaging interaction is becoming a critical reliability issue for Cu/low k chips during package assembly. With the traditional TEOS interlevel dielectric being replaced by much weaker low k dielectrics, packaging induced interfacial delamination in low k interconnects has been widely observed,