✦ LIBER ✦

Worst-case design of dc transistor circuits

✍ Scribed by Dutta, S.; Vidyasagar, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimal design of nonlinear dc transisto

✍ Dutta, S.; Vidyasagar, M. 📂 Article 📅 1975 🏛 IEEE ⚖ 536 KB

On the Reliability of a Worst Case Desig

✍ Combs, C. A. 📂 Article 📅 1963 🏛 IEEE 🌐 English ⚖ 427 KB

Realistic statistical worst-case simulat

✍ Bolt, M.; Rocchi, M.; Engel, J. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 504 KB

Worst-case bias during total dose irradi

✍ Ferlet-Cavrois, V.; Colladant, T.; Paillet, P.; Leray, J.L.; Musseau, O.; Schwan 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 133 KB

The use of computers in transistor circu

✍ Chubarov, M. A. 📂 Article 📅 1966 🏛 Springer-Verlag ⚖ 319 KB

Optimum design of a new DC-SC circuit

✍ Cho, Gyu H.; Jeon, Seong J.; Park, Song B. 📂 Article 📅 1983 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 980 KB