VLSI Fault Modeling and Testing Techniques:
β Scribed by George W. Zobrist
- Publisher
- Ablex Publishing
- Year
- 1993
- Tongue
- English
- Leaves
- 206
- Series
- VLSI Design Automation Series
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
VLSI systems are becoming very complex and difficult to test. Traditional stuck-at fault problems may be inadequate to model possible manufacturing defects in the integrated ciruit. Hierarchial models are needed that are easy to use at the transistor and functional levels. Stuck-open faults present severe testing problems in CMOS circuits, to overcome testing problems testable designs are utilized. Bridging faults are important due to the shrinking geometry of ICs. BIST PLA schemes have common features-controllability and observability - which are enhanced through additional logic and test points. Certain circuit topologies are more easily testable than others. The amount of reconvergent fan-out is a critical factor in determining realistic measures for determining test generation difficulty. Test implementation is usually left until after the VLSI data path has been synthesized into a structural description. This leads to investigation methodologies for performing design synthesis with test incorporation. These topics and more are discussed.
π SIMILAR VOLUMES
<p>This volume contains a collection of papers presented at the NATO Advanced Study Institute on Β·Testing and Diagnosis of VLSI and ULSI" held at Villa Olmo, Como (Italy) June 22 -July 3,1987. High Density technologies such as Very-Large Scale Integration (VLSI), Wafer Scale Integration (WSI) and th
<p>In the early days of digital design, we were concerned with the logical correctness of circuits. We knew that if we slowed down the clock signal sufficiently, the circuit would function correctly. With improvements in the semiconductor process technology, our expectations on speed have soared. A
<p><p>This book provides readers with a comprehensive overview of the state-of-the-art in optical contactless probing approaches, in order to fill a gap in the literature on VLSI Testing. The author highlights the inherent difficulties encountered with the mechanical probe and testability design app
<p>For many years, the dominant fault model in automatic test pattern genΒ eration (ATPG) for digital integrated circuits has been the stuck-at fault model. The static nature of stuck-at fault testing when compared to the extremely dynamic nature of integrated circuit (IC) technology has caused many
A comprehensive introduction and reference for all aspects of IC testing, this book includes all of the basic concepts and theories necessary for advanced students, from practical test strategies and industrial practice, to the economic and managerial aspects of testing