✦ LIBER ✦

VLSI architectures for high-speed range estimation

✍ Scribed by Sastry, R.; Ranganathan, N.; Jain, R.C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-speed VLSI architectures for soft-o

✍ Joeressen, Olaf J. ;Vaupel, Martin ;Meyr, Heinrich 📂 Article 📅 1994 🏛 Springer 🌐 English ⚖ 981 KB

High-speed VLSI architecture for paralle

✍ Hanho Lee 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 673 KB

VLSI architectures for high-speed and fl

✍ Chou, C.-H. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 764 KB

High-Speed Algorithms and Architectures

✍ Jaime, F.J.; Sánchez, M.A.; Hormigo, J.; Villalba, J.; Zapata, E.L. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 265 KB

Systolic architecture for the VLSI imple

✍ Caire, G. ;Ventura-Traveset, J. ;Hollreiser, M. ;Biglieri, E. 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 1001 KB

A high speed VLSI architecture of discre

✍ Si Jung Chang; Moon Ho Lee; Ju Yong Park 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 602 KB