✦ LIBER ✦

High-speed VLSI architectures for soft-output viterbi decoding

✍ Scribed by Joeressen, Olaf J. ;Vaupel, Martin ;Meyr, Heinrich

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An area-efficient path memory structure

✍ E. Paaske; S. Pedersen; J. Sparsø 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 916 KB

Systolic architecture for the VLSI imple

✍ Caire, G. ;Ventura-Traveset, J. ;Hollreiser, M. ;Biglieri, E. 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 1001 KB

Towards a VLSI Architecture for Interpol

✍ Gross, Warren J. ;Kschischang, Frank R. ;Koetter, Ralf ;Gulak, P. Glenn 📂 Article 📅 2005 🏛 Springer 🌐 English ⚖ 310 KB

Parallel architecture for high-speed LZS

✍ Toyota Fujioka; Hirotomo Aso 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 212 KB

A Very High-Speed BiCMOS Replicating Cur

✍ Andreas Demosthenous; John Taylor 📂 Article 📅 2001 🏛 Springer 🌐 English ⚖ 92 KB

LSI implementation scheme for general-pu

✍ Shuzo Kato; Shuji Kubota; Kouichi Ohtani; Tsunehachi Ishitani; Norio Miyahara 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 792 KB