✦ LIBER ✦

Verification of timed circuits with failure-directed abstractions

✍ Scribed by Hao Zheng; Myers, C.J.; Walter, D.; Little, S.; Yoneda, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Verification of Asynchronous Circuits us

✍ Marius Bozga; Hou Jianmin; Oded Maler; Sergio Yovine 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 162 KB

Modular verification of timed circuits u

✍ Hao Zheng; Mercer, E.; Myers, C. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 928 KB

Efficient Verification of Hazard-Freedom

✍ Curtis A. Nelson; Chris J. Myers; Tomohiro Yoneda 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 404 KB

[Lecture Notes in Computer Science] Comp

✍ Dill, David L. 📂 Article 📅 1994 🏛 Springer Berlin Heidelberg ⚖ 820 KB

Efficient verification of timed automata

✍ Farn Wang 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 905 KB

A Compositional Method With Failure-Pres

✍ Hao Zheng; Ahrens, J.; Tian Xia 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 232 KB