✦ LIBER ✦

Modular verification of timed circuits using automatic abstraction

✍ Scribed by Hao Zheng; Mercer, E.; Myers, C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Verification of Asynchronous Circuits us

✍ Marius Bozga; Hou Jianmin; Oded Maler; Sergio Yovine 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 162 KB

[Lecture Notes in Computer Science] Comp

✍ Dill, David L. 📂 Article 📅 1994 🏛 Springer Berlin Heidelberg ⚖ 820 KB

Modular Synthesis of Timed Circuits usin

✍ Eric G. Mercer; Chris J. Myers; Tomohiro Yoneda; Hao Zheng 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 252 KB

Automatic verification of asynchronous c

✍ Dill, D.L.; Clarke, E.M. 📂 Article 📅 1986 🏛 The Institution of Electrical Engineers ⚖ 964 KB

Verification of timed circuits with fail

✍ Hao Zheng; Myers, C.J.; Walter, D.; Little, S.; Yoneda, T. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 265 KB

Efficient Verification of Hazard-Freedom

✍ Curtis A. Nelson; Chris J. Myers; Tomohiro Yoneda 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 404 KB