✦ LIBER ✦

Verification of arithmetic circuits using binary moment diagrams

✍ Scribed by Randal E. Bryant; Yirng-An Chen

Book ID: 106245624
Publisher: Springer
Year: 2001
Tongue: English
Weight: 399 KB
Volume: 3
Category: Article
ISSN: 1433-2779
DOI: 10.1007/s100090100037

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Negabinary arithmetic circuits using bin

Negabinary arithmetic circuits using binary arithmetic

✍ Murugesan, S. 📂 Article 📅 1977 🏛 Institution of Electrical Engineers ⚖ 198 KB

Advanced Formal Verification || Equivale

Advanced Formal Verification || Equivalence Checking of Arithmetic Circuits

✍ Drechsler, Rolf 📂 Article 📅 2004 🏛 Kluwer Academic Publishers 🌐 English ⚖ 509 KB

modern Circuits May Contain Up To Several Hundred Million Transistors. In The Meantime It Has Been Observed That Verification Becomes The Major Bottleneck In Design Flows, I.e. Up To 80% Of The Overall Design Costs Are Due To Verification. This Is One Of The Reasons Why Several Methods Have Been Pro

Self-referential verification for gate-l

Self-referential verification for gate-level implementations of arithmetic circuits

✍ Ying-Tsai Chang; Kwang-Ting Cheng 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 320 KB

Verification of Asynchronous Circuits us

Verification of Asynchronous Circuits using Timed Automata

✍ Marius Bozga; Hou Jianmin; Oded Maler; Sergio Yovine 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 162 KB

Automatic verification of asynchronous c

Automatic verification of asynchronous circuits using temporal logic

✍ Dill, D.L.; Clarke, E.M. 📂 Article 📅 1986 🏛 The Institution of Electrical Engineers ⚖ 964 KB

Modular verification of timed circuits u

Modular verification of timed circuits using automatic abstraction

✍ Hao Zheng; Mercer, E.; Myers, C. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 928 KB