✦ LIBER ✦

User-specific chip-level interleaver design for IDMA systems

✍ Scribed by Wu, H.; Ping, L.; Perotti, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

System Level Design for System on a Chip

✍ W. Shields Neely; Vincent John Mooney 📂 Article 📅 1998 🏛 Springer US 🌐 English ⚖ 86 KB

A graphical specification system for use

✍ Harbert, A.; Lively, W.; Sheppard, S. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 665 KB

System-level performance analysis for de

✍ Lahiri, K.; Raghunathan, A.; Dey, S. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 348 KB

Design of a second-level cache chip for

✍ Uchiyama, K.; Aoki, H.; Nishii, O.; Hatano, S.; Nagashima, O.; Oishi, K.; Kitano 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 642 KB

[IEEE Signal Processing (WCSP 2009) - Na

✍ Wu, Shuang; Chen, Xiang; Zhou, Shidong 📂 Article 📅 2009 🏛 IEEE ⚖ 180 KB

Call For Papers: System-Level Design and

📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 42 KB