✦ LIBER ✦

System Level Design for System on a Chip

✍ Scribed by W. Shields Neely; Vincent John Mooney

Book ID: 110268982
Publisher: Springer US
Year: 1998
Tongue: English
Weight: 86 KB
Volume: 3
Category: Article
ISSN: 0929-5585
DOI: 10.1023/a:1008861610503

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

System-on-a-chip design for modern commu

System-on-a-chip design for modern communications

✍ Chou, E.Y.; Bing Sheu 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 275 KB

System-level design optimization of reli

System-level design optimization of reliable and low power multiprocessor system-on-chip

✍ Rishad A. Shafik; Bashir M. Al-Hashimi; Jeff S. Reeve 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 959 KB

Turnkey system for chip design

✍ SDA Systems 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 154 KB

Comtec range of digitizers ## Comtec introduces range of digitizing tablets Comtec Data Systems Ltd has introduced a range of high resolution digitizing tablets into the UK. The tablets are manufactured by the Numonics Corporation in the USA. The Numonics 2200 series of digitizers vary in working

Asynchronous Techniques for System-on-Ch

Asynchronous Techniques for System-on-Chip Design

✍ Martin, A.J.; Nystrom, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 588 KB

System-level power management for system

System-level power management for system-on-a-chip -based mobile devices

✍ Choi, J.; Cha, H. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 618 KB

ALSO: A system for chip floorplan design

✍ Y.C. Hsu; W.J. Kubitz 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 967 KB