✦ LIBER ✦

Asynchronous Techniques for System-on-Chip Design

✍ Scribed by Martin, A.J.; Nystrom, M.

Book ID: 118695141
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 588 KB
Volume: 94
Category: Article
ISSN: 0018-9219
DOI: 10.1109/jproc.2006.875789

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

System Level Design for System on a Chip

✍ W. Shields Neely; Vincent John Mooney 📂 Article 📅 1998 🏛 Springer US 🌐 English ⚖ 86 KB

Reliable network-on-chip design for mult

Reliable network-on-chip design for multi-core system-on-chip

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Reliable network-on-chip design for mult

Reliable network-on-chip design for multi-core system-on-chip

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

An asynchronous hierarchical router for

An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip

✍ Walid Lafi; Didier Lattard; Ahmed Jerrya 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 883 KB

Turnkey system for chip design

✍ SDA Systems 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 154 KB

Comtec range of digitizers ## Comtec introduces range of digitizing tablets Comtec Data Systems Ltd has introduced a range of high resolution digitizing tablets into the UK. The tablets are manufactured by the Numonics Corporation in the USA. The Numonics 2200 series of digitizers vary in working

System-on-a-chip design for modern commu

System-on-a-chip design for modern communications

✍ Chou, E.Y.; Bing Sheu 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 275 KB