✦ LIBER ✦

Timing yield analysis considering process-induced temperature and supply voltage variations

✍ Scribed by Kian Haghdad; Mohab Anis

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analysis and verification of power grids

✍ Ferzli, I.A.; Najm, F.N. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 493 KB

A Unified Approach for Full Chip Statist

✍ Bhardwaj, S.; Vrudhula, S.; Goel, A. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 951 KB

High resolution time-to-digital converte

✍ C. Hervé; J. Cerrai; T. Le Caër 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 561 KB