𝔖 Bobbio Scriptorium

✦ LIBER ✦

High resolution time-to-digital converter (TDC) implemented in field programmable gate array (FPGA) with compensated process voltage and temperature (PVT) variations

✍ Scribed by C. Hervé; J. Cerrai; T. Le Caër

Book ID: 113822521
Publisher: Elsevier Science
Year: 2012
Tongue: English
Weight: 561 KB
Volume: 682
Category: Article
ISSN: 0168-9002
DOI: 10.1016/j.nima.2012.04.040

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A High-Resolution ( ${ RMS) 48-Channel T

A High-Resolution ( ${ RMS) 48-Channel Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA)

✍ Bayer, Eugen; Traxler, Michael 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 515 KB

[IEEE 2011 IEEE Nuclear Science Symposiu

[IEEE 2011 IEEE Nuclear Science Symposium and Medical Imaging Conference (2011 NSS/MIC) - Valencia, Spain (2011.10.23-2011.10.29)] 2011 IEEE Nuclear Science Symposium Conference Record - A multichannel high-resolution (<5 ps RMS between two channels) Time-to-Digital Converter (TDC) implemented in a field programmable gate array (FPGA)

✍ Bayer, Eugen; Zipf, Peter; Traxler, Michael 📂 Article 📅 2011 🏛 IEEE ⚖ 1012 KB