Low-power implementation of H.263 codec
โ
Morgan Hirosuke Miki; Gen Fujita; Takao Onoye; Isao Shirakawa
๐
Article
๐
2000
๐
John Wiley and Sons
๐
English
โ 781 KB
This paper describes the VLSI design of the H.263 codec core for low-bit-rate image coding algorithm. In the present core specifically designed for use at mobile terminals, each processing process can be realized by a specific ASIC architecture. Each operation circuit makes use of the coding option