✦ LIBER ✦

Automatic selection of instruction op-codes of low-power core processors

✍ Scribed by Benini, L.; DeMicheli, G.; Macii, A.; Macii, E.; Poncino, M.

Book ID: 114448380
Publisher: The Institution of Electrical Engineers
Year: 1999
Tongue: English
Weight: 674 KB
Volume: 146
Category: Article
ISSN: 1350-2387
DOI: 10.1049/ip-cdt:19990419

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Instruction-level power consumption esti

Instruction-level power consumption estimation of embedded processors for low-power applications

✍ S. Nikolaidis; Th. Laopoulos 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 86 KB

Low-power L2 cache design for multi-core

Low-power L2 cache design for multi-core processors

✍ Chung, C.-M.; Kim, J. 📂 Article 📅 2010 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 132 KB

Reducing power of functional units in hi

Reducing power of functional units in high-performance processors by checking instruction codes and resizing adders

✍ Minana, G.; Hidalgo, J.I.; Lanchares, J.; Colmenar, J.M.; Garnica, O.; Lopez, S. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 188 KB

Implementation of low-power FFT processo

Implementation of low-power FFT processor cores using a novel order-based processing scheme

✍ Hasan, M.; Arslan, T. 📂 Article 📅 2003 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 405 KB

[IEEE 2010 International Conference on M

[IEEE 2010 International Conference on Microelectronics (ICM) - Cairo, Egypt (2010.12.19-2010.12.22)] 2010 International Conference on Microelectronics - On the design of low-power cache memories for homogeneous multi-core processors

✍ Asaduzzaman, Abu; Rani, Manira; Sibai, Fadi N. 📂 Article 📅 2010 🏛 IEEE ⚖ 488 KB