✦ LIBER ✦

The logic design language and verification environment for the VLSI-/370

✍ Scribed by Wolfgang Roesner

Publisher: Elsevier Science
Year: 1988
Weight: 624 KB
Volume: 24
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(88)90025-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Timing verification for the VLSI-/370 mi

Timing verification for the VLSI-/370 microprocessor

✍ Siegfried Heinkele 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 330 KB

Logic synthesis in the design of the VLS

Logic synthesis in the design of the VLSI-/370 microprocessor

✍ Bernhard Kick 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 465 KB

Novel design of the output stage for fou

Novel design of the output stage for four-phase dynamic VLSI logic

✍ D.C. Patel 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 202 KB

A novel output stage design for four-phase rstioless dynamic logic is proposed for a low speed asynchronous pump circuit. The main features of the proposed circuit are that the precharge capacitance is reduced significantly, leading to lower power consumption, and the circuit can operate in the sync

The dependency notation as a graphical d

The dependency notation as a graphical description language for logic design and silicon compilation

✍ Jorma E. Kivelä; Hannu H. Heusala; Timo T. Juntunen; Jukka A. Lahti; Juha-Pekka 📂 Article 📅 1986 🏛 Elsevier Science ⚖ 313 KB

Circuit analysis, logic simulation and d

Circuit analysis, logic simulation and design verification for VLSI : Albert E. Ruehli and Gary S. Ditlow. Proc. IEEE71 (1), 34 (1983)

📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 125 KB

Polymers, the Environment and Sustainabl

Polymers, the Environment and Sustainable Development || Design for the Environment: The Life Cycle Approach

✍ Azapagic, Adisa; Emsley, Alan; Hamerton, Lan 📂 Article 📅 2003 🏛 John Wiley & Sons, Ltd ⚖ 466 KB 👁 1 views