✦ LIBER ✦

Testing of core-based systems-on-a-chip

✍ Scribed by Ravi, S.; Lakshminarayana, G.; Jha, N.K.

Book ID: 119778757
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 339 KB
Volume: 20
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.913760

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing embedded-core-based system chips

✍ Zorian, Y.; Marinissen, E.J.; Dey, S. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 197 KB

Design of Systems on a Chip: Design and

Design of Systems on a Chip: Design and Test || Embedded Core-based System-on-Chip Test Strategies

✍ Reis, Ricardo; Lubaszewski, Marcelo; Jess, Jochen A.G. 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 188 KB

Design Of Systems On A Chip / Marcello Lubaszewski, Ricardo Reise & Jachen A.g. Jess -- Microsystems Technology And Applications / J. Malcolm Wilkinson -- Core Architectures For Digital Media And The Associated Compilation Techniques / Jachen A.g. Jess -- Past, Present And Future Of Microprocessors

Addressing useless test data in core-bas

Addressing useless test data in core-based system-on-a-chip test

✍ Gonciari, P.T.; Al-Hashimi, B.; Nicolici, N. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 669 KB

Logic Built-In Self-Test for Core-Based

Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip

✍ George, K.; Chen, C.-I.H. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 984 KB

Thermal-Safe Test Scheduling for Core-Ba

Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits

✍ Rosinger, P.; Al-Hashimi, B.M.; Chakrabarty, K. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 418 KB

A Test Time Reduction Algorithm for Test

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

✍ Sandeep Kumar Goel; Erik Jan Marinissen 📂 Article 📅 2003 🏛 Springer US 🌐 English ⚖ 438 KB