✦ LIBER ✦

Test Challenges for 3D Integrated Circuits

✍ Scribed by Lee, H.-H.S.; Chakrabarty, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Test Challenges for 3D Integrated Circui

✍ Lee, Hsien-Hsin; Chakrabarty, Krishnendu 📂 Article 📅 2013 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 354 KB

Testing of TSV-Induced Small Delay Fault

✍ Kuo, Chun-Yi; Shih, Chi-Jih; Lu, Yi-Chang; Li, James Chien-Mo; Chakrabarty, Kris 📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 639 KB

4752729 Test circuit for VSLI integrated

✍ Keit Jackson; JeffreyA Niehaus 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 90 KB

4763066 Automatic test equipment for int

✍ PaulK.K. Yeung; AlanD. Howard; James Hoo; JamesL. Pennock 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 89 KB

Process test chip for Josephson integrat

✍ Klepner, S. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 681 KB

New Challenges for Integrated Circuit So

✍ Joern Soerensen; Palle Birk; Zoran Zvonar 📂 Article 📅 2001 🏛 Springer US 🌐 English ⚖ 97 KB