✦ LIBER ✦

Synchronising logic gates for wave-pipelining design

✍ Scribed by Xia, Z.; Ishihara, S.; Hariyama, M.; Kameyama, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design strategies for source coupled log

✍ Alioto, M.; Palumbo, G. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 838 KB

Universal logic gates for custom-design

✍ S.L. Hurst 📂 Article 📅 1979 🏛 Elsevier Science 🌐 English ⚖ 262 KB

Reliability Modeling and Analysis of Clo

✍ Tao Feng; Noh-Jin Park; Minsu Choi; Nohpill Park 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 672 KB

Logical launches design service for gate

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 131 KB

Top-down design process for gate-level c

✍ Sandige, R.S. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 522 KB

Designing Control Logic for Counterflow

✍ Alexandre Yakovlev 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 370 KB