𝔖 Bobbio Scriptorium

✦ LIBER ✦

Top-down design process for gate-level combinational logic design

✍ Scribed by Sandige, R.S.

Book ID: 114532082
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 522 KB
Volume: 35
Category: Article
ISSN: 0018-9359
DOI: 10.1109/13.144655

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A backtracing-oriented procedure for the

A backtracing-oriented procedure for the analysis of combinational gate-level designs

✍ Gabriel M. Silberman; Ilan Y. Spillinger 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 928 KB

[IEEE 21st International Conference on V

[IEEE 21st International Conference on VLSI Design (VLSID 2008) - Hyderabad, India (2008.01.4-2008.01.8)] 21st International Conference on VLSI Design (VLSID 2008) - A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits

✍ Sambamurthy, Sriram; Abraham, Jacob A.; Tupuri, Raghuram S. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 595 KB