𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

Switch-Level Timing Simulation of MOS VLSI Circuits

✍ Scribed by Vasant B. Rao, David V. Overhauser, Timothy N. Trick, Ibrahim N. Hajj


Publisher
Kluwer Academic Publishers
Year
2011
Tongue
English
Leaves
218
Series
The Springer International Series in Engineering and Computer Science, 66
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Simulation tools were a research curiosity and in general were mistrusted by most designers and test engineers. In those days the programs were not user friendly, models were inadequate, and the algorithms were not very robust. The demand for simulation tools has been driven by the increasing complexity of integrated circuits and systems, and it has been aided by the rapid decrease in the cost of comΒ­ puting that has occurred over the past several decades. Today a wide range of tools exist for analYSiS, deSign, and verification, and expert systems and synthesis tools are rapidly emerging. In this book only one aspect of the analysis and design process is examined. but it is a very important aspect that has received much attention over the years. It is the problem of accurate circuit and timing simulation.


πŸ“œ SIMILAR VOLUMES


Process and Device Simulation for MOS-VL
✍ Dimitri A. Antoniadis (auth.), Paolo Antognetti, Dimitri A. Antoniadis, Robert W πŸ“‚ Library πŸ“… 1983 πŸ› Springer Netherlands 🌐 English

<p>P. Antognetti University of Genova, Italy Director of the NATO ASI The key importance of VLSI circuits is shown by the national efforts in this field taking place in several countries at differΒ­ ent levels (government agencies, private industries, defense deΒ­ partments). As a result of the evolut

Hot-Carrier Reliability of MOS VLSI Circ
✍ Yusuf Leblebici, Sung-Mo (Steve) Kang (auth.) πŸ“‚ Library πŸ“… 1993 πŸ› Springer US 🌐 English

<p>As the complexity and the density of VLSI chips increase with shrinking design rules, the evaluation of long-term reliability of MOS VLSI circuits is becoming an important problem. The assessment and improvement of reliability on the circuit level should be based on both the failure mode analysis

Relaxation Techniques for the Simulation
✍ Jacob K. White, Alberto Sangiovanni-Vincentelli (auth.) πŸ“‚ Library πŸ“… 1986 πŸ› Springer US 🌐 English

<p>Circuit simulation has been a topic of great interest to the integrated circuit design community for many years. It is a difficult, and interesting, problem beΒ­ cause circuit simulators are very heavily used, consuming thousands of computer hours every year, and therefore the algorithms must be v