✦ LIBER ✦

Surface induced latchup in VLSI CMOS circuits

✍ Scribed by Takacs, D.; Werner, C.; Harter, J.; Schwabe, U.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-temperature latchup characteristics

✍ Shoucair, F.S. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 327 KB

Quasi-two-dimensional simulation of tran

✍ Harter, J.; Jacobs, H.; Zwar, M.; Skapa, H. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 343 KB

Impact of gate induced drain leakage on

✍ Semenov, O.; Pradzynski, A.; Sachdev, M. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 509 KB

Alpha-particle-induced soft error rate i

✍ Sai-Halasz, G.A.; Wordeman, M.R.; Dennard, R.H. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 852 KB

A practical high-latchup immunity design

✍ Aoki, T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 517 KB

Dominant mechanisms of transient-radiati

✍ A. V. Kirgizova; A. Y. Nikiforov; N. G. Grigor’ev; I. V. Poljakov; P. K. Skorobo 📂 Article 📅 2006 🏛 Springer 🌐 English ⚖ 234 KB