In the present paper we simulate the processes accompanying the SiC/Si epitaxial growth. The model suggested describes the formation and growth of voids at SiC/Si interface. These voids are sources of Si atoms for SiC growth. According to the model the size distribution function was obtained being i
Studies of the quality of GdSiO–Si interface
✍ Scribed by Marcin Iwanowicz; Jakub Jasiński; Grzegorz Głuszko; Lidia Łukasiak; Andrzej Jakubowski; Heinrich Gottlob; Mathias Schmidt
- Publisher
- Elsevier Science
- Year
- 2011
- Tongue
- English
- Weight
- 580 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0026-2714
No coin nor oath required. For personal study only.
✦ Synopsis
In this paper nMOS transistors with GdSiO gate dielectric are studied using electrical methods (C-V, I-V and charge pumping) in order to assess the quality of the dielectric-semiconductor interface. Mobility is estimated using the split C-V technique and the influence of voltage stress on interface trap generation and charge build-up in the oxide is investigated. Generation of additional interface traps is observed during negative voltage stress only, which may be attributed to hole tunneling from the semiconductor to electron traps. Multi-frequency charge pumping measurements reveal the presence of border traps.
📜 SIMILAR VOLUMES
Cyanide treatment, which includes the immersion of Si in KCN solutions followed by a rinse, effectively passivates interface states at Si/SiO 2 interfaces by the reaction of CN À ions with interface states to form Si-CN bonds. X-ray photoelectron spectroscopy (XPS) measurements show that the concent