<p><P>Statistical Analysis and Optimization for VLSI: Timing and Power is the first book summarizing the state-of-the-art in the newly emerging field of statistical computer-aided design (CAD) tools. The very latest research in statistical timing and power analysis techniques is included, along with
Statistical Analysis and Optimization for VLSI: Timing and Power (Integrated Circuits and Systems)
โ Scribed by Ashish Srivastava, Dennis Sylvester, David Blaauw
- Publisher
- Springer
- Year
- 2005
- Tongue
- English
- Leaves
- 283
- Series
- Integrated Circuits and Systems
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
โฆ Synopsis
Statistical Analysis and Optimization For VLSI: Timing and Power is a state-of-the-art book on the newly emerging field of statistical computer-aided design (CAD) tools. The very latest research in statistical timing and power analysis techniques is included, along with efforts to incorporate parametric yield as the key objective function during the design process. Included is the necessary mathematical background on techniques which find widespread use in current analysis and optimization. The emphasis is on algorithms, modeling approaches for process variability, and statistical techniques that are the cornerstone of the probabilistic CAD movement. The authors also describe recent optimization approaches to timing yield and contrast them to deterministic optimization. The work will enable new researchers in this area to come up to speed quickly, as well as provide a handy reference for those already working in CAD tool development.
โฆ Table of Contents
0 front-matter......Page 1
1 Introduction......Page 9
2 Statistical Models and Techniques......Page 20
3 Statistical Timing Analysis......Page 85
4 Statistical Power Analysis......Page 138
5 Yield Analysis......Page 169
6 Statistical Optimization Techniques......Page 207
7 back-matter......Page 269
๐ SIMILAR VOLUMES
<span>With dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects. The problem is especially acute as interconnects are becomi
This volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques. The book
<p>The book provides a comprehensive coverage of different aspects of low power circuit synthesis at various levels of design hierarchy; starting from the layout level to the system level. For a seamless understanding of the subject, basics of MOS circuits has been introduced at transistor, gate and
<p><em>Low-Power Digital VLSI Design: Circuits and Systems</em> addresses both process technologies and device modeling. Power dissipation in CMOS circuits, several practical circuit examples, and low-power techniques are discussed. Low-voltage issues for digital CMOS and BiCMOS circuits are emphasi
<p>To surmount the continuous scaling challenges of MOSFET devices, FinFETs have emerged as the real alternative for use as the next generation device for IC fabrication technology. The objective of this book is to provide the basic theory and operating principles of FinFET devices and technology, a