𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

Routing Congestion in VLSI Circuits: Estimation and Optimization (Series on Integrated Circuits and Systems)

✍ Scribed by Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar


Publisher
Springer
Year
2007
Tongue
English
Leaves
260
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


This volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.


πŸ“œ SIMILAR VOLUMES


Routing Congestion in VLSI Circuits: Est
✍ Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar πŸ“‚ Library πŸ“… 2007 πŸ› Springer 🌐 English

<span>With dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects. The problem is especially acute as interconnects are becomi

Routing Congestion in VLSI Circuits: Est
✍ Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar πŸ“‚ Library πŸ“… 2010 πŸ› Springer 🌐 English

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel

Statistical Analysis and Optimization fo
✍ Ashish Srivastava, Dennis Sylvester, David Blaauw πŸ“‚ Library πŸ“… 2005 πŸ› Springer 🌐 English

<P>Statistical Analysis and Optimization For VLSI: Timing and Power is a state-of-the-art book on the newly emerging field of statistical computer-aided design (CAD) tools. The very latest research in statistical timing and power analysis techniques is included, along with efforts to incorporate par

CMOS Biotechnology (Series on Integrated
✍ Donhee Ham, Hakho Lee and Robert Westervelt πŸ“‚ Library πŸ“… 2007 🌐 English

Lately, there has been a growing interest in exploiting the benefits of the ICs for areas outside of the traditional application spaces. One noteable area is found in biologyΒ  Bioanalytical instruments have been miniaturized on ICs to study various biophenomena or to actuate biosystems. These biolab

VLSI Circuits and Embedded Systems
✍ Hafiz Md. Hasan Babu πŸ“‚ Library πŸ“… 2022 πŸ› CRC Press 🌐 English

<p><span>Very Large-Scale Integration (VLSI) creates an integrated circuit (IC) by combining thousands of transistors into a single chip. While designing a circuit, reduction of power consumption is a great challenge. VLSI designs reduce the size of circuits which eventually reduces the power consum

Semiconductor Device Physics and Design
✍ Umesh Mishra, Jasprit Singh πŸ“‚ Library πŸ“… 2007 πŸ› Springer 🌐 English

<p>Semiconductor Device Physics and Design teaches readers how to approach device design from the point of view of someone who wants to improve devices and can see the opportunity and challenges. It begins with coverage of basic physics concepts, including the physics behind polar heterostructures a