✦ LIBER ✦

Static Timing Analysis for Nanometer Designs || Interconnect Parasitics

✍ Scribed by Bhasker, J.

Book ID: 118024900
Publisher: Springer US
Year: 2009
Weight: 939 KB
Category: Article
ISBN: 0387938206
DOI: 10.1007/978-0-387-93820-2_4

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Interconnect coupling-aware driver model

Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits

✍ Xiaoliang Bai; Chandra, R.; Dey, S.; Srinivas, P.V. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 487 KB

CMOS interconnect modelling for timing a

CMOS interconnect modelling for timing analysis

✍ Rainer Kress; Elmar Melcher; Reiner Hartenstein; Michel Dana 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 247 KB

Equivalent waveform propagation for stat

Equivalent waveform propagation for static timing analysis

✍ Hashimoto, M.; Yamada, Y.; Onodera, H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 673 KB

Static electromigration analysis for on-

Static electromigration analysis for on-chip signal interconnects

✍ Blaauw, D.T.; Chanhee Oh; Zolotov, V.; Dasgupta, A. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 602 KB

A power-optimal repeater insertion metho

A power-optimal repeater insertion methodology for global interconnects in nanometer designs

✍ Banerjee, K.; Mehrotra, A. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 481 KB

Exponential stabilization controller des

Exponential stabilization controller design for interconnected time delay systems

✍ Chang-Chun Hua; Qing-Guo Wang; Xin-Ping Guan 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 974 KB

Decentralized robust control problem is investigated for a class of large scale systems with time varying delays. The considered systems have mismatches in time delay functions. A state coordinate transformation is first employed to change the original system into a cascade system. Then the virtual