𝔖 Bobbio Scriptorium
✦   LIBER   ✦

CMOS interconnect modelling for timing analysis

✍ Scribed by Rainer Kress; Elmar Melcher; Reiner Hartenstein; Michel Dana

Publisher
Elsevier Science
Year
1993
Weight
247 KB
Volume
37
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

On-chip dipoles in CMOS for wireless int
On-chip dipoles in CMOS for wireless interconnect application
✍ Liang Jiang; Wen-Yan Yin; Junfa Mao πŸ“‚ Article πŸ“… 2008 πŸ› John Wiley and Sons 🌐 English βš– 272 KB

## Abstract Two new on‐chip dipoles in standard 0.18‐μm CMOS are presented. The dipoles show higher inter‐chip transmission gain than traditional on‐chip meander dipole and smaller coverage than traditional on‐chip linear dipole. Comparison between the simulated and measured S11 of the on‐chip dipo

Stability analysis of T–S fuzzy models f
Stability analysis of T–S fuzzy models for nonlinear multiple time-delay interconnected systems
✍ C.W. Chen; W.L. Chiang; F.H. Hsiao πŸ“‚ Article πŸ“… 2004 πŸ› Elsevier Science 🌐 English βš– 129 KB

In this paper, the Takagi-Sugeno (T-S) fuzzy model representation is extended to the stability analysis for nonlinear interconnected systems with multiple time-delays using linear matrix inequality (LMI) theory. In terms of Lyapunov's direct method for multiple time-delay fuzzy interconnected system

Wideband model of on-chip CMOS interconn
Wideband model of on-chip CMOS interconnects using space-mapping technique
✍ Xiaochang Liu; Gaofeng Wang; Jia Liu πŸ“‚ Article πŸ“… 2011 πŸ› John Wiley and Sons 🌐 English βš– 476 KB

A new wideband model for on-chip complementary metal-oxide-semiconductor (CMOS) interconnects is developed by virtue of a space-mapping neural network (SMNN) technique. In this approach, two subneural networks are used for improving the reliability and generalization ability of the model. This appro