𝔖 Bobbio Scriptorium

✦ LIBER ✦

A power-optimal repeater insertion methodology for global interconnects in nanometer designs

✍ Scribed by Banerjee, K.; Mehrotra, A.

Book ID: 114616885
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 481 KB
Volume: 49
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2002.804706

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A global interconnect optimization schem

A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation

✍ Man Lung Mui; Banerjee, K.; Mehrotra, A. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 266 KB

[ACM Press the 2002 IEEE/ACM internation

[ACM Press the 2002 IEEE/ACM international conference - San Jose, California (2002.11.10-2002.11.14)] Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design - ICCAD '02 - Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects

✍ Shah, Harshit; Shiu, Pun; Bell, Brian; Aldredge, Mamie; Sopory, Namarata; Davis, 📂 Article 📅 2002 🏛 ACM Press ⚖ 437 KB