𝔖 Bobbio Scriptorium

✦ LIBER ✦

Soft error tolerant Content Addressable Memories (CAMs) using error detection codes and duplication

✍ Scribed by Maestro, Juan Antonio; Reviriego, Pedro; Baeg, Sanghyeon; Wen, ShiJie; Wong, Richard

Book ID: 122222604
Publisher: Elsevier Science
Year: 2013
Tongue: English
Weight: 571 KB
Volume: 37
Category: Article
ISSN: 0141-9331
DOI: 10.1016/j.micpro.2013.10.003

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Immediate soft error detection using pas

Immediate soft error detection using pass gate logic for content addressable memory

✍ Lee, H.-J. 📂 Article 📅 2008 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 52 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - A single error correcting and double error detecting coding scheme for computer memory systems

✍ Lala, P.K. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 209 KB

[IEEE TENCON 2007 - 2007 IEEE Region 10

[IEEE TENCON 2007 - 2007 IEEE Region 10 Conference - Taipei, Taiwan (2007.10.30-2007.11.2)] TENCON 2007 - 2007 IEEE Region 10 Conference - Fault tolerant error coding and detection using reversible gates

✍ James, Rekha K.; Shahana T. K, ; Jacob, K. Poulose; Sreela Sasi, 📂 Article 📅 2007 🏛 IEEE ⚖ 165 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - Soft-error detection using control flow assertions

✍ Goloubeva, O.; Rebaudengo, M.; Sonza Reorda, M.; Violante, M. 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 243 KB

[IEEE 2009 24th IEEE International Sympo

[IEEE 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT) - Chicago, Illinois, USA (2009.10.7-2009.10.9)] 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes

✍ Maeda, Yuu; Kaneko, Haruhiko 📂 Article 📅 2009 🏛 IEEE ⚖ 589 KB

[IEEE 19th IEEE International Symposium

[IEEE 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. - Cannes, France (10-13 Oct. 2004)] 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. - Concurrent error detection in sequential circuits implemented using embedded memory of LUT-Based FPGAs

✍ Krasniewski, A. 📂 Article 📅 2004 🏛 IEEE ⚖ 274 KB