✦ LIBER ✦

SOC Test Architecture and Method for 3-D ICs

✍ Scribed by Chih-Yen Lo; Yu-Tsao Hsing; Li-Ming Denq; Cheng-Wen Wu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Test-Architecture Optimization and Test

✍ Noia, B.; Chakrabarty, K.; Goel, S.K.; Marinissen, E.J.; Verbree, J. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 903 KB

Multiobjective Microarchitectural Floorp

✍ Healy, M.; Vittes, M.; Ekpanyapong, M.; Ballapuram, C. S.; Lim, S. K.; Lee, H.-H 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 947 KB

TSV Minimization for Circuit — Partition

✍ Cheng, Yuan-Qing; Zhang, Lei; Han, Yin-He; Li, Xiao-Wei 📂 Article 📅 2013 🏛 Springer 🌐 English ⚖ 772 KB

A New Scan Architecture for Both Low Pow

✍ Hong-Sik Kim; Sungho Kang; Michael S. Hsiao 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 490 KB

Performance and Thermal-Aware Steiner Ro

✍ Pathak, M.; Sung Kyu Lim 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 718 KB

System architecture for free-viewpoint v

✍ Morvan, Y.; Farin, D.; De With, P. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 448 KB