✦ LIBER ✦

Simultaneous Technology Mapping and Placement for Delay Minimization

✍ Scribed by Yifang Liu; Shelar, R.S.; Jiang Hu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Combining technology mapping and placeme

✍ Chau-Shen Chen; Yu-Wen Tsay; TingTing Hwang; Wu, A.C.H.; Youn-Long Lin 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 911 KB

Maple-opt: a performance-oriented simult

✍ Togawa, N.; Yanagisawa, M.; Ohtsuki, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 492 KB

Heuristics for Area Minimization in LUT-

✍ Manohararajah, V.; Brown, S.D.; Vranesic, Z.G. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 521 KB

Simultaneous area and delay minimum K-LU

✍ Shashidhar Thakur; D.F. Wong 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 990 KB

Notes on “Complexity of the lookup-table

✍ Shujian Zhang; Miller, D.M.; Muzio, J.C. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 95 KB

Performance-driven simultaneous placemen

✍ Nag, S.K.; Rutenbar, R.A. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 617 KB