✦ LIBER ✦

Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping

✍ Scribed by Manohararajah, V.; Brown, S.D.; Vranesic, Z.G.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Improvements to Technology Mapping for L

✍ Mishchenko, A.; Chatterjee, S.; Brayton, R. K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 513 KB

Combining technology mapping and placeme

✍ Chau-Shen Chen; Yu-Wen Tsay; TingTing Hwang; Wu, A.C.H.; Youn-Long Lin 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 911 KB

Heterogeneous technology mapping for are

✍ Wilton, S.J.E. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 388 KB

[IEEE 2009 International Conference on C

✍ Juanjuan Chen, ; Xing Wei, ; Qiang Zhou, ; Yici Cai, 📂 Article 📅 2009 🏛 IEEE ⚖ 987 KB

TaqMan DNA technology confirms likely ov

✍ C. J. FOX; M. I. TAYLOR; R. PEREYRA; M. I. VILLASANA; C. RICO 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 168 KB

[IEEE Comput. Soc. Press 1992 IEEE Inter

✍ Schlag, M.; Kong, J.; Chan, P.K. 📂 Article 📅 1992 🏛 IEEE Comput. Soc. Press 🌐 English ⚖ 432 KB