𝔖 Bobbio Scriptorium
✦   LIBER   ✦

SiGe HBTs on bonded wafer substrates

✍ Scribed by S Hall; A.C Lamb; M Bain; B.M Armstrong; H Gamble; H.A.W El Mubarek; P Ashburn


Publisher
Elsevier Science
Year
2001
Tongue
English
Weight
241 KB
Volume
59
Category
Article
ISSN
0167-9317

No coin nor oath required. For personal study only.

✦ Synopsis


Silicon germanium (SiGe) heterojunction transistors have been fabricated on bonded wafer, silicon-on-insulator (SOI) substrates. The devices have application in low power, radio-frequency electronics. The bonded wafer substrates incorporate poly-Si filled, deep trenches for isolation. A novel selective and non-selective low pressure chemical vapour deposition (LPCVD) growth process was used for the epitaxial layers. Experimental transistors exhibit good uniformity across the wafers and collector currents are seen to be ideal, showing the expected enhancement for the SiGe devices compared to Si. Anomalies in device characteristics at high current levels are investigated.


πŸ“œ SIMILAR VOLUMES


sSOI fabrication by wafer bonding and la
✍ I. Radu; C. Himcinschi; R. Singh; M. Reiche; U. GΓΆsele; S.H. Christiansen; D. Bu πŸ“‚ Article πŸ“… 2006 πŸ› Elsevier Science 🌐 English βš– 489 KB

Fabrication of strained silicon on insulator (sSOI) substrates by wafer bonding and layer splitting is described in this paper. The sSi layer of 20 nm thickness is obtained on an 8 in. virtual substrate that consists of a plastically relaxed SiGe layer grown epitaxially on Si(0 0 1) by chemical vapo

Influence of base resistance on extracti
✍ Bo Han; Tianshu Zhou; Xiangming Xu; Pingliang Li; Jianjun Gao πŸ“‚ Article πŸ“… 2012 πŸ› John Wiley and Sons 🌐 English βš– 880 KB

In this article, the influence of base resistance on extracting thermal resistance for SiGe heterojunction bipolar transistors is studied and an improved approach for determining the junction temperature and thermal resistance is presented. The proposed method for extracting thermal resistance is ba