✦ LIBER ✦

Self-timed multiplier based on canonical signed-digit recoding

✍ Scribed by Ruiz, G.A.; Manzano, M.A.

Book ID: 114447831
Publisher: The Institution of Electrical Engineers
Year: 2001
Tongue: English
Weight: 730 KB
Volume: 148
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:20010524

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and characterisation of a CMOS VL

Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure

✍ Acosta, A.J.; Jimenez, R.; Barriga, A.; Bellido, M.J.; Valencia, M.; Huertas, J. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 743 KB

[IEEE 2012 Annual IEEE India Conference

[IEEE 2012 Annual IEEE India Conference (INDICON) - Kochi, India (2012.12.7-2012.12.9)] 2012 Annual IEEE India Conference (INDICON) - Linear transformation based efficient canonical signed digit multiplier using high speed and low power reversible logic

✍ Nandal, Amita; Vigneswaran, T.; Rana, Ashwani K. 📂 Article 📅 2012 🏛 IEEE ⚖ 930 KB

[IEEE ISCAS 2003. International Symposiu

[IEEE ISCAS 2003. International Symposium on Circuits and Systems - Bangkok, Thailand (25-28 May 2003)] Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03. - Modulo (2/sup p/ ± 1) multipliers using a three-operand modular addition and Booth recoding based on signed-digit number arithmetic

✍ Wei, S.; Shimizu, K. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 234 KB

[IEEE Mechanical Engineering and Informa

[IEEE Mechanical Engineering and Information Technology (EMEIT) - Harbin, Heilongjiang, China (2011.08.12-2011.08.14)] Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology - Canonical signed digit encoding based optimal design for FIR filters

✍ Yue, Qi; Ma, Caiwen; Wang, Xin 📂 Article 📅 2011 🏛 IEEE ⚖ 989 KB

[IEEE Comput. Soc 14th Symposium on Comp

[IEEE Comput. Soc 14th Symposium on Computer Arithmetic - Adelaide, SA, Australia (14-16 April 1999)] Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336) - Area×delay (A·T) efficient multiplier based on an intermediate hybrid signed-digit (HSD-1) representation

✍ Lue, J.-J.J.; Phatak, D.S. 📂 Article 📅 1999 🏛 IEEE Comput. Soc ⚖ 195 KB

[IEEE The 2004 47th Midwest Symposium on

[IEEE The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04. - Hiroshima, Japan (July 25-28, 2004)] The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04. - Binary canonic signed digit multiplier for high-speed digital signal processing

✍ Lo Iacono, D.; Ronchi, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 409 KB