𝔖 Bobbio Scriptorium

✦ LIBER ✦

Revisiting reorder buffer architecture for next generation high performance computing

✍ Scribed by Min Choi, Jong Hyuk Park, Young-Sik Jeong

Book ID: 120780424
Publisher: Springer US
Year: 2012
Tongue: English
Weight: 831 KB
Volume: 65
Category: Article
ISSN: 0920-8542
DOI: 10.1007/s11227-011-0734-x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

gLucifer: next generation visualization

gLucifer: next generation visualization framework for high-performance computational geodynamics

✍ Stegman, Dave R. ;Moresi, Louis ;Turnbull, Robert ;Giordani, Julian ;Sunter, Pat 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 822 KB

Virtualizing high-end GPGPUs on ARM clus

Virtualizing high-end GPGPUs on ARM clusters for the next generation of high performance cloud computing

✍ Montella, Raffaele; Giunta, Giulio; Laccetti, Giuliano 📂 Article 📅 2014 🏛 Springer US 🌐 English ⚖ 1000 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - Architecture of a parallel computer cenju-4

✍ Kanoh, Y.; Hirose, T.; Nakamura, M.; Hosomi, T.; Tatsukawa, K.; Araki, H.; Sugaw 📂 Article 📅 1999 🏛 IEEE ⚖ 777 KB

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - RHINET: a network for high performance parallel computing using locally distributed computers

✍ Kudoh, T.; Nishimura, S.; Yamamoto, J.; Nishi, H.; Nishimura, S.; Tatebe, O.; Am 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 633 KB

[IEEE 2009 IEEE 15th International Sympo

[IEEE 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA) - Raleigh, NC, USA (2009.02.14-2009.02.18)] 2009 IEEE 15th International Symposium on High Performance Computer Architecture - Elastic-buffer flow control for on-chip networks

✍ Michelogiannakis, George; Balfour, James; Dally, William J. 📂 Article 📅 2009 🏛 IEEE ⚖ 709 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - YAWARA: A Meta-Level Optimizing Computer System

✍ Baba, T.; Yokota, T.; Ootsu, K.; Furukawa, F.; Ishihara, G.; Saito, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 200 KB