𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - Architecture of a parallel computer cenju-4

✍ Scribed by Kanoh, Y.; Hirose, T.; Nakamura, M.; Hosomi, T.; Tatsukawa, K.; Araki, H.; Sugawara, T.; Nakata, T.

Book ID: 126669308
Publisher: IEEE
Year: 1999
Weight: 777 KB
Category: Article
ISBN-13: 9780769501253
DOI: 10.1109/IWIA.1998.779080

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - First step to combining control and data speculation

✍ Sato, T. 📂 Article 📅 1999 🏛 IEEE ⚖ 644 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - Implementation of a non-strict functional programming language v on a threaded architecture earth

✍ Kusakabe, S.; Inenaga, K.; Amamiya, M.; Xinan Tang, ; Marquez, A.; Gao, G.R. 📂 Article 📅 1999 🏛 IEEE ⚖ 720 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Direct Instruction Wakeup for Out-of-Order Processors

✍ Ramirez, M.A.; Cristal, A.; Veidenbaum, A.V.; Villa, L.; Valero, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 134 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - YAWARA: A Meta-Level Optimizing Computer System

✍ Baba, T.; Yokota, T.; Ootsu, K.; Furukawa, F.; Ishihara, G.; Saito, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 200 KB

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - RHINET: a network for high performance parallel computing using locally distributed computers

✍ Kudoh, T.; Nishimura, S.; Yamamoto, J.; Nishi, H.; Nishimura, S.; Tatebe, O.; Am 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 633 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - GXP : An Interactive Shell for the Grid Environment

✍ Taura, K. 📂 Article 📅 2004 🏛 IEEE ⚖ 174 KB